Clock Generators for SOC Processors

Více o knize

Focusing on the design of fully integrated frequency synthesizers for system-on-a-chip processors, this book offers a comprehensive exploration from both circuit and architectural perspectives. It covers essential topics such as low-voltage analog design, noise effects, and phase locked loops (PLLs), along with detailed analyses of PLL performance and locking behavior. The text also delves into advanced architectures, including digital PLLs and methods for generating low-spurious sampling clocks. Additionally, it addresses design for test issues and techniques for measuring jitter in PLLs.