Clock Generators for Soc Processors

Více o knize

Focusing on the design of fully integrated frequency synthesizers for system-on-a-chip processors, this book offers a comprehensive exploration of both circuit and architectural levels. It covers essential topics including circuit theory, feedback control relevant to phase locked loops (PLLs), and low-voltage analog design in deep submicron processes. The analysis extends to PLL performance, clock generation blocks, and innovative architectures with high noise immunity. Additionally, it addresses design for test (DFT) issues, jitter measurement, and built-in self-test (BIST) techniques for PLLs.